An important consideration in miniaturizing transistors is maximizing the coupling between the gate and the semiconductor channel. A nanowire with a coaxial metal gate provides optimal gate-channel coupling, but has only been realized for vertically oriented nanowire transistors. We report a method for producing laterally oriented wrap-gated nanowire fieldeffect transistors that provides exquisite control over the gate length via a single wet etch step, eliminating the need for additional lithography beyond that required to define the source/drain contacts and gate lead. It allows the contacts and nanowire segments extending beyond the wrap-gate to be controlled independently by biasing the doped substrate, significantly improving the sub-threshold electrical characteristics. Our devices provide stronger, more symmetric gating of the nanowire, operate at temperatures between 300 to 4 Kelvin, and offer new opportunities in applications ranging from studies of one-dimensional quantum transport through to chemical and biological sensing.
because depositing gate metal underneath a nanowire already sitting laterally on a substrate is a formidable undertaking, and using a nanowire where the wrap-gate exists prior to deposition onto a substrate entails the difficulty of exposing the ends of the nanowire to make contacts that are not electrically shorted to the wrap-gate.
We have developed a surprisingly simple route to producing lateral wrap-gated NW-FETs that builds upon existing methods for fabricating vertical wrap-gate NW-FETs 1 and exploits the fortuitous tendency for etchants to undercut a resist, gaining access to the wrap-gate via the openings made for the source and drain contacts using electron-beam lithography. A major advantage is that we can precisely control the gate length over a wide range via a single wet-etch step. Our method requires no additional lithography compared to the current state-of-the-art for gating lateral NWFETs, 13, 14 and results in NW-FETs with improved sub-threshold characteristics.
The process used is presented in Fig. 1 . InAs nanowires ∼ 50 nm in diameter and 3.3 µm long were grown by chemical beam epitaxy ( Fig. 1(a) ). 16 The nanowires contain a 75 nm long InAs 0.95 P 0.05 segment, added for a separate experiment, between two 1.6 µm long InAs segments. The as-grown nanowires were coated with 12 nm of Al 2 O 3 by atomic layer deposition (ALD), a metal wrap-gate consisting of 16.5 nm of tungsten and 11.5 nm of gold by DC sputtering, and a further 12 nm of Al 2 O 3 as an outer insulator layer ( Fig. 1(b) ). This outer oxide is superfluous electrically, but essential to the fabrication -we transfer the nanowires to a heavily doped Si substrate ( Fig. 1(c) ) using the tip of a small piece of lab-wipe, and the coated nanowires will not adhere to the paper fibres without this outer oxide. The device substrate features a 30 nm thermally-grown SiO 2 layer covered with 10 nm of HfO 2 by ALD, and is pre-patterned with largescale leads and alignment markers for electron-beam lithography (EBL) prior to deposition of the nanowires. The 10 nm HfO 2 layer is also essential to the fabrication -HfO 2 etches much more slowly than Al 2 O 3 and SiO 2 in buffered hydrofluoric acid (BHF), and thus the HfO 2 layer protects the SiO 2 substrate insulation during two BHF etches used to remove sections of the Al 2 O 3 layers coating the nanowire/wrap-gate. After nanowire deposition, the device is coated with ∼ 400 nm of polymethylmethacrylate (PMMA) resist, and the source and drain leads to a selected nanowire are defined by EBL ( Fig. 1(d) ).
The W/Au wrap-gate and Al 2 O 3 layers initially extend the full length of the nanowire, jutting out into the EBL-defined source and drain contact regions ( Fig. 1(d) ). Three subsequent wet etches are administered at this stage ( Fig. 1(e) ), and it is the second, an iodine-based gold etch, 17 The lead connecting the wrap-gate is defined in a second stage of EBL on the same resist ( Fig. 1(f) ), but is omitted for the devices made to study the dependence of gate length on the etch parameters (i.e., Figs. 2/3). A final BHF etch (30 s at room temperature) is then performed to simultaneously remove the exposed inner Al 2 O 3 layer at the source and drain contacts and the exposed outer Al 2 O 3 layer where the gate lead intersects the wrap-gate ( Fig. 1(f) ). Electrodes consisting of 25 nm Ni and 75 nm Au were deposited by thermal evaporation in vacuum ( Fig. 1(g) ), immediately following a contact passivation step involving a 120 s immersion in an aqueous (NH 4 ) 2 S solution at 40 • C. 19 Finally, lift-off of the excess metal and PMMA is performed to obtain the completed device structure shown schematically in Fig. 1(h) . A scanning electron microscope (SEM) image of a completed device made using the 1 : 20 Au etch for ∼ 60 s is shown in Fig. 1(i) . A corresponding top-view of a similar device appears in the supplementary information (Fig. S1 ), and careful inspection of contrast changes along the wrap-gate reveals where the outer oxide has been stripped to expose the wrap-gate for contacting. The ability to define all three leads to the nanowire, and set the gate length, using a single resist layer and one metal evaporation makes this a very time efficient fabrication process.
Two parameters govern the Au etch -concentration and time -and in Figs. 2 and 3 we demonstrate that both provide excellent fine control of the gate length. As the measurable parameter for gate length we use the separation between the gate edge and the nearest contact in the completed device, obtained from scanning electron microscopy studies. The gate-contact separation is independent of the nanowire length, as well as of the EBL-defined source-drain contact separation providing that the Au etch undercut is not more than half the source-drain contact separation. For each data point in Fig. 2 almost spans the entire distance between source and drain contacts (see Fig. 2(b) ). A fortuitous aspect of our method is that the undercutting action of the etch always prevents shorting of the gate to the contacts, in contrast to other self-aligned methods for creating quantum wires where gate-contact shorting is a significant problem. 20, 21 Higher Au etchant concentration causes increased under-etching at the contact openings, resulting in a wrap-gate that is much shorter than the lithographically-defined contact separation. At sufficiently high concentration the wrap-gate becomes extremely short (see Fig. 2(g) ), and can be eliminated entirely (not shown), leading to a malfunctioning device if a gate lead is deposited. The data in Fig. 2 Supplementary Fig. S2 for data) . In contrast, doubling the time for the Au etch increases the gate-contact separation by 40 − 50 % based on the data in Fig. 3 . This does not mean that the specifics of these three wet etches can be neglected, if these etches are insufficient or overly extended then working devices are not obtained, but the process is robust to small fluctuations in these three etches compared to the Au etch.
To demonstrate the electrical properties of our wrap-gate NW-FETs, two chips A and B were prepared in separate processing runs with the 1 : 20 dilution Au etchant applied for 60 and 100 s, respectively. A third chip C containing conventional substrate-gated NW-FETs (i.e., no wrap-gate) using nanowires from the same growth was also prepared. We used the measurement circuit shown inset to Fig. 4(a) with the source-drain current I sd measured at the drain contact as a function of biases V sd , V g and V s applied to the source, wrap-gate and substrate, respectively. In Fig. 4(a) A common quality metric for NW-FETs is the field-effect mobility µ FE = g m L 2 /C g V sd , where g m = dI sd /dV g is the transconductance and C g is the gate capacitance. 22 Before comparing the mobility for our devices, we note that fundamental differences in device geometry combined with difficulties in accurately estimating the capacitance due to the dual-layer SiO 2 /HfO 2 substrate insulation, substrate gating of regions outside the wrap-gate, and the overestimation 15 of the capacitance by the standard expression for a cylindrical conductor on a planar substrate 23, 24 mean that the values obtained are semi-quantitative estimates at best. For the substrate-gated NW-FET we obtain µ FE = 702 cm 2 /Vs for a contact separation of 2.4 µm and gate capacitance of 415 aF obtained using the standard cylinder-on-plane model. 23, 24 This mobility is low compared to that typically found for substrate-gated InAs NW-FETs (∼ 500 < µ FE <∼ 5000 cm 2 /Vs). We initially attributed this to the InAs 0.95 P 0.05 segment, however, Lind et al. reported µ FE ∼ 1500 cm 2 /Vs for substrategated InAs NW-FETs containing a 150 nm InAs 0.7 P 0.3 segment, 25 which presents a much higher transport barrier. Hence we instead suspect that the reduced mobility is due to surface effects, since our substrates have a HfO 2 surface layer unlike the devices studied by Lind et al. 25 For the wrap-gate NW-FET we obtain µ FE = 109 cm 2 /Vs for a 1.33 µm channel length and 1.77 fF gate capacitance calculated using a coaxial capacitor model, ignoring end-effects or capacitance contributions from the nanowire regions extending outside the wrap-gate. The mobility is lower than that for the substrate-gated NW-FET, and we attribute this to surface states at the nanowire/inner oxide interface. We note that µ FE values of similar magnitude were reported for vertical wrap-gated InAs NW-FETs and likewise attributed to interface effects. 8 Interface problems in wrap-gate NW-FETs are a well-known issue, and their passivation is a goal for future development of these devices. 1, 22 +10 and +100 mV, demonstrating the high quality characteristics afforded by using the biased substrate to maintain stable, low resistance contacts while depleting the nanowire using the wrap-gate.
The threshold voltage V th for this device is 12 mV but we typically find values ranging from −1.5 to 0.5 V, and a survey of the 17 working devices on Chip A gave an average V th = −0.67 ± 0.34 V.
This spread in V th may be due to diameter variation in the nanowires used, 26 but may be related to charge trapping at the InAs/Al 2 O 3 interface, and we observe occasional discrete shifts in V th consistent with this, particularly at low temperature.
We demonstrate that the wrap-gate operates independently of the substrate in Fig. 4 Fig. 5(a) we show the transfer characteristics for both the wrap-gate (red trace -bottom axis) and the substrate (blue trace -top axis), starting from a common configuration with V g = +2.0 V and V s = +5 V. In both cases, I sd falls with decreasing gate bias, saturating at an off-state value of 100 pA, corresponding to an on-off ratio ∼ 10 4 . The substrate data is slightly noisier than the wrap-gate data for low I sd , as expected since substrate biasing also has a detrimental effect on the contacts. The wrap-gate inverse sub-threshold slope is 196 mV/decade, nearly an order of magnitude better than the 1480 mV/decade obtained using the substrate. It is interesting to compare this with results by Lind et al. 25 Their substrate inverse subthreshold slope decreased from 3 − 4 V/decade to 900 mV/decade on adding the InAsP segment, and they predicted further substantial improvement if the InAsP segment is enclosed within a wrap-gate. 25 Our data supports this prediction, and is consistent with recent data from a vertical wrap-gate NW-FET with a 50 nm InAs 0.8 P 0.2 segment that gave inverse sub-threshold slopes as low as 120 mV/decade. 27 On a device-to-device basis the wrap-gate inverse sub-threshold slope is more consistent than V th with an average slope of 198 ± 38 mV/decade across the 17 devices on Chip A. Although the current record for vertical wrap-gate NW-FETs is ∼ 75 mV/decade, 9 values from 100 to 750 mV/decade are typical, 8, 25, 26, 28, 29 and heavily dependent on careful optimization of the nanowire/insulator interface. 8, 9, 27, 29 The ability to achieve strong, symmetric gating of a section of nanowire whilst using the substrate to ensure a low contact resistance makes lateral wrap-gate NW-FETs very interesting for studying one-dimensional quantum transport phenomena at low temperature. To demonstrate that our devices work well at low temperatures, in Fig. 5(b) we present transfer characteristics for the wrap-gate with V s = +5 V (red trace -bottom axis) and the substrate gate with V g = +1.5 V (blue trace -top axis) obtained from Chip B at 4 Kelvin. In both cases the inverse sub-threshold slope has improved markedly, to 32 mV/decade for the wrap-gate, and 129 mV/decade for the substrate. The off-current has also dropped below the noise-floor ∼ 1 pA, representing an on-off ratio exceeding 10 6 .
We have reported a process for the fabrication of lateral wrap-gate nanowire field-effect transistors. This coaxial gate architecture holds considerable promise for studies where strong symmetric gating is paramount. The wrap-gate length can be easily and effectively tuned via the concentration and time for a single wet etch, mitigating the need for additional lithography. The contacts and nanowire segments outside the wrap-gate can be independently gated using a doped substrate to combine stable, low resistance contacts with the improved sub-threshold characteristics afforded by the enhanced coupling of the wrap-gate. As with vertical wrap-gate NW-FETs, further work is required to optimize the nanowire/insulator interface, and would give further improvements in performance. Our device operates at low temperature and is interesting for studies of one-dimensional quantum transport phenomena such as spin-charge separation 30 or Wigner crystallization. 31 Our design also presents other opportunities, for example, omitting the gate lead would result in a floating wrap-gate NW-FET that would combine the high-quality sub-threshold characteristics desirable for optimal sensitivity 4 with an exposed gold gate surface suitable for direct attachment of antibodies via thiol-bonding of cysteine residues, 32 as well as other gold-binding polypeptides. 33 
